

# NCP5007

## Compact Backlight LED Boost Driver

The NCP5007 is a high efficiency boost converter operating in a current control loop, based on a PFM mode, to drive White LEDs. The current mode regulation allows a uniform brightness of the LEDs. The chip has been optimized for small ceramic capacitors and is capable of supplying up to 1.0 W output power.

### Features

- Inductor Based Converter brings High Efficiency
- Constant Output Current Regulation
- 2.7 to 5.5 V Input Voltage Range
- $V_{out}$  to 22 V Output Compliance Allows up to 5 LEDs to be Driven in Series which Provides Automatic LED Current Matching
- Built-in Output Overvoltage Protection
- 0.3  $\mu$ A Standby Quiescent Current
- Includes Dimming Function (PWM)
- Enable Function Driven Directly from Low Battery Voltage Source
- Thermal Shutdown Protection
- All Pins are Fully ESD Protected
- Low EMI Radiation
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

### Typical Applications

- LED Display Back Light Control
- High Efficiency Step Up Converter




Figure 1. Typical Application




**ON Semiconductor®**

<http://onsemi.com>



1 TSOP-5  
(SOT23-5, SCR59-5)  
SN SUFFIX  
CASE 483


### MARKING DIAGRAM



DCL = Device Code  
A = Assembly Location  
Y = Year  
W = Work Week  
▪ = Pb-Free Package

(Note: Microdot may be in either location)

### PIN CONNECTIONS



(Top View)

### ORDERING INFORMATION

Device	Package	Shipping†
NCP5007SNT1G	TSOP-5 (Pb-Free)	3000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## NCP5007




Figure 2. Block Diagram

# NCP5007

## PIN FUNCTION DESCRIPTION

Pin	Symbol	Type	Description
1	FB	ANALOG INPUT	This pin provides the output current range adjustment by means of a sense resistor connected to the analog control or with a PWM control. The dimming function can be achieved by applying a PWM voltage technique to this pin (see Figure 29). The current output tolerance depends upon the accuracy of this resistor. Using a $\pm 5\%$ metal film resistor, or better, yields good output current accuracy. Note: A built-in comparator switches OFF the DC-DC converter if the voltage sensed across this pin and ground is higher than 700 mV typical.
2	GND	POWER	This pin is the system ground for the NCP5007 and carries both the power and the analog signals. High quality ground must be provided to avoid spikes and/or uncontrolled operation. Care must be observed to avoid high-density current flow in a limited PCB copper track so a robust ground plane connection is recommended.
3	EN	DIGITAL INPUT	This is an Active-High logic input which enables the boost converter. The built-in pulldown resistor disables the device when the EN pin is left open. Note the logic switching level of this input has been optimized to allow it to be driven from standard or 1.8 V CMOS logic levels. The LED brightness can be controlled by applying a pulse width modulated signal to the enable pin (see Figure 30).
4	$V_{out}$	POWER	<p>This pin is the power side of the external inductor and must be connected to the external Schottky diode. It provides the output current to the load. Since the boost converter operates in a current loop mode, the output voltage can range up to +22 V but shall not exceed this limit. However, if the voltage on this pin is higher than the OVP threshold (Over Voltage Protection) the device enters a shutdown mode. To restart the chip, one must either apply a low to high logic signal to the EN pin, or switch off the <math>V_{bat}</math> supply.</p> <p>A capacitor must be used on <math>V_{out}</math> to avoid false triggering of the OVP (Overvoltage Protect) circuit. This capacitor filters the noise created by the fast switching transients. In order to limit the inrush current and still have acceptable startup time the capacitor value should range between 1.0 <math>\mu F</math> and 8.2 <math>\mu F</math> max. To achieve high efficiency this capacitor should be ceramic (<math>ESR &lt; 100 m\Omega</math>).</p> <p>Care must be observed to avoid EMI through the PCB copper tracks connected to this pin.</p>
5	$V_{bat}$	POWER	<p>The external voltage supply is connected to this pin. A high quality reservoir capacitor must be connected across pin 5 and Ground to achieve the specified output voltage parameters. A 4.7 <math>\mu F</math>/6.3 V, low ESR capacitor must be connected as close as possible across pin 5 and ground pin 2. The X5R or X7R ceramic MURATA types are recommended.</p> <p>The return side of the external inductor shall be connected to this pin. Typical application will use a 22 <math>\mu H</math>, size 1210, to handle the 10 to 100 mA output current range. When the desired output current is above 20 mA, the inductor shall have an <math>ESR \leq 1.5 \Omega</math> to achieve good efficiency over the <math>V_{bat}</math> range. The output current tolerance can be improved by using a larger inductor value.</p>

# NCP5007

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply	$V_{bat}$	6.0	V
Output Power Supply Voltage Compliance	$V_{out}$	28	V
Digital Input Voltage Digital Input Current	EN	$-0.3 \leq V_{in} \leq V_{bat} + 0.3$ 1.0	V mA
ESD Capability (Note 1) Human Body Model (HBM) Machine Model (MM)	$V_{ESD}$	2.0 200	kV V
TSOP5 Package Power Dissipation @ $T_A = +85^\circ\text{C}$ (Note 2) Thermal Resistance, Junction-to-Air	$P_D$ $R_{\theta JA}$	160 250	mW $^\circ\text{C/W}$
Operating Ambient Temperature Range	$T_A$	$-25$ to $+85$	$^\circ\text{C}$
Operating Junction Temperature Range	$T_J$	$-25$ to $+125$	$^\circ\text{C}$
Maximum Junction Temperature	$T_{Jmax}$	$+150$	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	$-65$ to $+150$	$^\circ\text{C}$

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. This device series contains ESD protection and exceeds the following tests:  
Human Body Model (HBM)  $\pm 2.0$  kV per JEDEC standard: JESD22-A114  
Machine Model (MM)  $\pm 200$  V per JEDEC standard: JESD22-A115
2. The maximum package power dissipation limit must not be exceeded.
3. Latchup current maximum rating:  $\pm 100$  mA per JEDEC standard: JESD78.
4. Moisture Sensivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020A.

**POWER SUPPLY SECTION** (Typical values are referenced to  $T_A = +25^\circ\text{C}$ , Min & Max values are referenced  $-25^\circ\text{C}$  to  $+85^\circ\text{C}$  ambient temperature, unless otherwise noted.)

Rating	Pin	Symbol	Min	Typ	Max	Unit
Power Supply	4	$V_{bat}$	2.7	–	5.5	V
Output Load Voltage Compliance	5	$V_{out}$	22	24.5	–	V
Continuous DC Current in the Load @ $V_{out} = 3 \times \text{LED}$ , $L = 22 \mu\text{H}$ , $\text{ESR} < 1.5 \Omega$ , $V_{bat} = 3.6 \text{ V}$	5	$I_{out}$	50	–	–	mA
Standby Current @ $I_{out} = 0 \text{ mA}$ , $\text{EN} = \text{L}$ , $V_{bat} = 3.6 \text{ V}$	4	$I_{stdb}$	–	0.45	–	$\mu\text{A}$
Standby Current @ $I_{out} = 0 \text{ mA}$ , $\text{EN} = \text{L}$ , $V_{bat} = 5.5 \text{ V}$	4	$I_{stdb}$	–	1.0	3.0	$\mu\text{A}$
Inductor Discharging Time @ $V_{bat} = 3.6 \text{ V}$ , $L = 22 \mu\text{H}$ , $3 \times \text{LED}$ , $I_{out} = 10 \text{ mA}$	4	$T_{offmax}$	–	320	–	ns
Thermal Shutdown Protection	–	$T_{SD}$	–	160	–	$^\circ\text{C}$
Thermal Shutdown Protection Hysteresis	–	$T_{SDH}$	–	30	–	$^\circ\text{C}$

**ANALOG SECTION** (Typical values are referenced to  $T_a = +25^\circ\text{C}$ , Min & Max values are referenced  $-25^\circ\text{C}$  to  $+85^\circ\text{C}$  ambient temperature, unless otherwise noted.)

Rating	Pin	Symbol	Min	Typ	Max	Unit
High Level Input Voltage Low Level Input Voltage	1	EN	1.3 –	– –	– 0.4	V
EN Pull Down Resistor	1	$R_{EN}$	–	100	–	$k\Omega$
Feedback Voltage Threshold	4	FB	170	200	230	mV
Output Current Stabilizes @ 5% time delay following a DC–DC startup @ $V_{bat} = 3.6\text{ V}$ , $L = 22\text{ }\mu\text{H}$ , $I_{out} = 20\text{ mA}$	5	$I_{outdly}$	–	100	–	$\mu\text{s}$
Internal Switch ON Resistor @ $T_{amb} = +25^\circ\text{C}$	5	$QR_{DS(on)}$	–	1.7	–	$\Omega$

5. The overall tolerance depends upon the accuracy of the external resistor.

### THEORY OF OPERATION

The DC–DC converter is designed to supply a constant current to the external load, the circuit being powered from a standard battery supply. Since the regulation is made by means of a current loop, the output voltage will vary depending upon the dynamic impedance presented by the load.

Considering a high intensity LED, the output voltage can range from a low of 6.4 V (two LED in series biased with a low current), up to 22 V, the maximum the chip can sustain continuously. The basic DC–DC structure is depicted in Figure 3.

With a 22 V operating voltage capability, the power device Q1 can accommodate a high voltage source without any leakage current degradation.




Figure 3. Basic DC–DC Converter Structure

Basically, the chip operates with two cycles:

- Cycle #1 : time  $t_1$ , the energy is stored into the inductor
- Cycle #2 : time  $t_2$ , the energy is dumped to the load

The POR signal sets the flip-flop and the first cycle takes place. When the current hits the peak value, defined by the error amplifier associated with the loop regulation, the

flip-flop resets, the NMOS is deactivated and the current is dumped into the load. Since the timing is application dependent, the internal timer limits the Toff cycle to 320 ns (typical), making sure the system operates in a continuous mode to maximize the energy transfer.




Figure 4. Basic DC-DC Operation

Based on the data sheet, the current flowing into the inductor is bounded by two limits:

- $I_{peak}$  Value: Internally fixed to 350 mA typical
- $I_v$  Value: Limited by the fixed Toff time built in the chip (320 ns typical)

The system operates in a continuous mode as depicted in Figure 4 and  $t_1$  &  $t_2$  times can be derived from basic equations. (Note: The equations are for theoretical analysis only, they do not include the losses.)

$$E = L \cdot \frac{di}{dt} \quad (\text{eq. 1})$$

Let  $E = V_{bat}$ , then:

$$t_1 = \frac{(I_p - I_v) \cdot L}{V_{bat}} \quad (\text{eq. 2})$$

$$t_2 = \frac{(I_p - I_v) \cdot L}{V_o - V_{bat}} \quad (\text{eq. 3})$$

Since  $t_2 = 320$  ns typical and  $V_o = 22$  V maximum, then (assuming a typical  $V_{bat} = 3.0$  V):

$$\Delta I = \frac{t_2 \cdot (V_o - V_{bat})}{L} \quad (\text{eq. 4})$$

$$\Delta I_{max} = \frac{320e-9 \cdot (22 - 3.0)}{22e-6} = 276 \text{ mA}$$

Of course, from a practical stand point, the inductor must be sized to cope with the peak current present in the circuit to avoid saturation of the core. On top of that, the ferrite material shall be capable to operate at high frequency (1.0 MHz) to minimize the Foucault's losses developed during the cycles.

The operating frequency can be derived from the electrical parameters. Let  $V = V_o - V_{bat}$ , rearranging Equation 1:

$$t_{on} = \frac{di \cdot L}{E} \quad (\text{eq. 5})$$

Since toff is nearly constant (according to the 320 ns typical time), the  $dI$  is constant for a given load and inductance value. Rearranging Equation 5 yields:

$$t_{on} = \frac{V \cdot dt \cdot L}{E} \quad (\text{eq. 6})$$

Let  $E = V_{bat}$ , and  $V_{opk} =$  output peak voltage, then:


$$t_{on} = \frac{(V_{opk} - V_{bat}) \cdot dt}{V_{bat}} \quad (\text{eq. 7})$$

Finally, the operating frequency is:


$$F = \frac{1}{t_{on} + t_{off}} \quad (\text{eq. 8})$$

The output power supplied by the NCP5007 is limited to one watt: Figure 5 shows the maximum power that can be delivered by the chip as a function of the input voltage.


# NCP5007



**Figure 5. Maximum Output Power as a Function of the Battery Supply Voltage**



**Figure 6. Typical Inductor Peak Current as a Function of  $V_{bat}$  Voltage**



Test conditions:  $L = 22 \mu H$ ,  $R_{sense} = 2.0 \Omega$ ,  $T_{amb} = +25^\circ C$   
**Figure 7. Maximum Output Current as a Function of  $V_{bat}$**

### Output Current Range Set-Up

The current regulation is achieved by means of an external sense resistor connected in series with the LED string.




Figure 8. Output Current Feedback

The current flowing through the LED creates a voltage drop across the sense resistor R1. The voltage drop is constantly monitored internally, and maximum peak current allowed in the inductor is set accordingly in order to keep constant this voltage drop (and thus the current flowing through the LED). For example, should one need a 10 mA output current, the sense resistor should be sized according to the following equation:

$$R1 = \frac{\text{Feedback Threshold}}{I_{out}} = \frac{200 \text{ mV}}{10 \text{ mA}} = 20 \Omega \quad (\text{eq. 9})$$

A standard 5% tolerance resistor, 22 Ω SMD device, yields 9.09 mA, good enough to fulfill the back light demand. The typical application schematic diagram is provided in Figure 9.




Figure 9. Basic Schematic Diagram



### Output Load Drive

In order to take advantage of the built-in Boost capabilities, one shall operate the NCP5007 in the continuous output current mode. Such a mode is achieved by using an external reservoir capacitor (see Table 1) across the LED.

At this point, the peak current flowing into the LED diodes shall be within the maximum ratings specified for these devices. Of course, pulsed operation can be achieved, thanks to the EN signal pin 3, to force high current into the LED when necessary.

The Schottky diode D1, associated with capacitor C2 (see Figure 9), provides a rectification and filtering function.

When a pulse-operating mode is required:

- A PWM mode control can be used to adjust the output current range by means of a resistor and a capacitor connected across FB pin. On the other hand, the Schottky diode can be removed and replaced by at least one LED diode, keeping in mind such LED shall sustain the large pulsed peak current during the operation.

### TYPICAL OPERATING CHARACTERISTICS




Figure 10. Overall Efficiency vs. Power Supply –  
 $I_{out} = 4.0 \text{ mA}$ ,  $L = 22 \mu\text{H}$




Figure 11. Overall Efficiency vs. Power Supply –  
 $I_{out} = 10 \text{ mA}$ ,  $L = 22 \mu\text{H}$




Figure 12. Overall Efficiency vs. Power Supply –  
 $I_{out} = 15 \text{ mA}$ ,  $L = 22 \mu\text{H}$




Figure 13. Overall Efficiency vs. Power Supply –  
 $I_{out} = 20 \text{ mA}$ ,  $L = 22 \mu\text{H}$

TYPICAL OPERATING CHARACTERISTICS

(All curve conditions:  $L = 22\ \mu\text{H}$ ,  $C_{in} = 4.7\ \mu\text{F}$ ,  $C_{out} = 1.0\ \mu\text{F}$ , Typical curve @  $T_A = +25^\circ\text{C}$ )




Figure 14. Overall Efficiency vs. Power Supply –  $I_{out} = 40\ \text{mA}$ ,  $L = 22\ \mu\text{H}$




Figure 15. Current Variation vs. Power Supply with 3 Series LED's




Figure 16. Current Variation vs. Power Supply with 4 Series LED's




Figure 17. Current Variation vs. Power Supply with 5 Series LED's




Figure 18. Feedback Voltage Stability




Figure 19. Feedback Voltage Variation

# TYPICAL OPERATING CHARACTERISTICS

(All curve conditions:  $L = 22\ \mu\text{H}$ ,  $C_{\text{in}} = 4.7\ \mu\text{F}$ ,  $C_{\text{out}} = 1.0\ \mu\text{F}$ , Typical curve @  $T_a = +25^\circ\text{C}$ )




Figure 20. Standby Current




Figure 21. Typical Operating Frequency






Figure 22. Overvoltage Protection

TYPICAL OPERATING WAVEFORMS



Conditions:  $V_{bat} = 3.6\text{ V}$ ,  $L_{out} = 22\text{ }\mu\text{H}$ , 5 LED,  $I_{out} = 15\text{ mA}$

Figure 23. Typical Power Up Response




Conditions:  $V_{bat} = 3.6\text{ V}$ ,  $L_{out} = 22\text{ }\mu\text{H}$ , 5 LED,  $I_{out} = 15\text{ mA}$

Figure 24. Typical Startup Inductor Current and Output Voltage


# NCP5007

## TYPICAL OPERATING WAVEFORMS



Conditions:  $V_{bat} = 3.6\text{ V}$ ,  $L_{out} = 22\text{ }\mu\text{H}$ , 5 LED,  $I_{out} = 15\text{ mA}$

**Figure 25. Typical Inductor Current**




Conditions:  $V_{bat} = 3.6\text{ V}$ ,  $L_{out} = 22\text{ }\mu\text{H}$ , 5 LED,  $I_{out} = 15\text{ mA}$

**Figure 26. Typical Output Voltage Ripple**

# NCP5007

## TYPICAL OPERATING WAVEFORMS



Test Conditions:  $L = 22 \mu\text{H}$ ,  $I_{\text{out}} = 15 \text{ mA}$ ,  $V_{\text{bat}} = 3.6 \text{ V}$ , Ambient Temperature, LED = 5


**Figure 27. Typical Output Peak Voltage**

## TYPICAL APPLICATIONS CIRCUITS

### Standard Feedback

The standard feedback provides constant current to the LEDs, independently of the  $V_{bat}$  supply and number of

LEDs in series. Figure 28 depicts a typical application to supply 13 mA to the load.



**Figure 28. Basic DC Current Mode Operation with Analog Feedback**

### PWM Operation


The analog feedback pin 1 provides a way to dim the LED by means of an external PWM signal as depicted in Figure 29. Taking advantage of the high internal impedance presented by the FB pin, one can set up a simple R/C network to accommodate such a dimming function. Two modes of operation can be considered:

- Pulsed mode, with no filtering
- Averaged mode with filtering capacitor

Although the pulsed mode will provide a good dimming function, it will yield high switching transients which are difficult to filter out in the control loop. As such this first approach is not recommended. The output current depends upon the duty cycle of the signal presented to the node pin 1: this is very similar to the digital control shown in Figure 30.

The average mode yields a noise-free operation since the converter operates continuously, together with a very good dimming function. The cost is an extra resistor and one extra capacitor, both being low cost parts.

## NCP5007



**Figure 29. Basic DC Current Mode Operation with PWM Control**


To implement such a function, let's consider the feedback input as an operational amplifier with a high impedance input (reference schematic Figure 29). The analog loop will keep going to balance the current flowing through the sense resistor R1 until the feedback voltage is 200 mV. An extra resistor (R4) isolates the FB node from low resistance to ground, making possible to add an external voltage to this pin.

The time constant R2/C3 generates the voltage across C3, added to the node pin 1, while R2/R3/R4/R1/C3 create the discharge time constant. In order to minimize the pick up noise at FB node, the resistors shall have relative medium value, preferably well below 1.0 MΩ. Consequently, let R2 = 150 k, R3 = 5.6 k and R4 = 10 k. In addition, the feedback delay to control the luminosity of the LED shall be acceptable by the user, 10 ms or less being a good

compromise. The time constant can now be calculated based on a 400 mV offset voltage at the C3/R2/R3 node to force zero current to the LED. Assuming the PWM signal comes from a standard gate powered by a 3.0 V supply, running at 5.0 kHz, then full dimming of the LED can be achieved with a 95% span of the Duty Cycle signal.

### Digital Control

An alternative method of controlling the luminosity of the LEDs is to apply a PWM signal to the EN pin (see Figure 30). The output current depends upon the Duty Cycle, but care must be observed as the DC-DC converter is continuously pulsed ON/OFF and noise is likely to be generated.



NOTE: Pulse width and frequency depends upon the application constraints.

**Figure 30. Typical Semi-Pulsed Mode of Operation**



### Typical LEDs Load Mapping

Since the output power is battery limited (see Figure 5), one can arrange the LEDs in a variety of different

configurations. Powering ten LEDs can be achieved by a series/parallel combination as depicted in Figure 31.





Figure 31. Examples of Possible LED Arrangements

**NCP5007**

ON Semiconductor provides a demo board to evaluate the performance of the NCP5007. The schematic for that demo board is illustrated in Figure 32.




**Figure 32. NCP5007 Demo Board Schematic Diagram**


# NCP5007

**Table 1. Recommended External Parts**

Part	Manufacturer	Description	Part Number
30 V Low Vf Schottky Diode	ON Semiconductor	SOD-123 (1.6 x 3.2 mm)	MBR0530T1
20 V Low Vf Schottky Diode	ON Semiconductor	SOD-323 (1.25 x 2.5 mm)	NSR0320MW2T1
20 V Low Vf Schottky Diode	ON Semiconductor	SOD-563 (1.6 x 1.6 mm)	NSR0320XV6T1
Ceramic Cap. 1.0 $\mu$ F/16 V	MURATA	GRM42-X7R	GRM42-6X7R-105K16
Ceramic Cap. 4.7 $\mu$ F/6.3 V	MURATA	GRM40-X5R	GRM40-X5R-475K6.3
Inductor 22 $\mu$ H	CoilCraft	1008PS-Shielded	1008PS-223MC
Inductor 22 $\mu$ H	CoilCraft	Power Wafer	LPQ4812-223KXC



**Figure 33. NCP5007 Demo Board PCB: Top Layer**



**Figure 34. NCP5007 Demo Board Top Silkscreen**

## FIGURES INDEX

Figure 1:	Typical Application	1
Figure 2:	Block Diagram	2
Figure 3:	Basic DC–DC Converter Structure	5
Figure 4:	Basic DC–DC Operation	6
Figure 5:	Maximum Output Power as a Function of the Battery Supply Voltage	7
Figure 6:	Typical Inductor Peak Current as a Function of $V_{bat}$ Voltage	7
Figure 7:	Maximum Output Current as a Function of $V_{bat}$	7
Figure 8:	Output Current Feedback	8
Figure 9:	Basic Schematic Diagram	8
Figure 10:	Overall Efficiency vs. Power Supply – $I_{out} = 4.0\text{ mA}$ , $L = 22\text{ }\mu\text{H}$	9
Figure 11:	Overall Efficiency vs. Power Supply – $I_{out} = 10\text{ mA}$ , $L = 22\text{ }\mu\text{H}$	9
Figure 12:	Overall Efficiency vs. Power Supply – $I_{out} = 15\text{ mA}$ , $L = 22\text{ }\mu\text{H}$	9
Figure 13:	Overall Efficiency vs. Power Supply – $I_{out} = 20\text{ mA}$ , $L = 22\text{ }\mu\text{H}$	9
Figure 14:	Overall Efficiency vs. Power Supply – $I_{out} = 40\text{ mA}$ , $L = 22\text{ }\mu\text{H}$	10
Figure 15:	Feedback Voltage Stability	10
Figure 16:	Feedback Voltage Variation	10
Figure 17:	Standby Current	10
Figure 18:	Typical Operating Frequency	10
Figure 19:	Overvoltage Protection	10
Figure 23:	Typical Power Up Response	12
Figure 24:	Typical Startup Inductor Current and Output Voltage	12
Figure 25:	Typical Inductor Current	13
Figure 26:	Typical Output Voltage Ripple	13
Figure 27:	Typical Output Peak Voltage	14
Figure 28:	Basic DC Current Mode Operation with Analog Feedback	15
Figure 29:	Basic DC Current Mode Operation with PWM Control	16
Figure 30:	Typical Semi–Pulsed Mode of Operation	16
Figure 31:	Examples of Possible LED Arrangements	17
Figure 32:	NCP5007 Demo Board Schematic Diagram	18
Figure 33:	NCP5007 Demo Board PCB: Top Layer	19
Figure 34:	NCP5007 Demo Board Top Silkscreen	19


## NOTE CAPTIONS INDEX

Note 1:	This device series contains ESD protection and exceeds the following tests	4
Note 2:	The maximum package power dissipation limit must not be exceeded	4
Note 3:	Latchup current maximum rating: $\pm 100\text{ mA}$ per JEDEC standard: JESD78	4
Note 4:	Moisture Sensivity Level (MSL): 1 per IPC/JEDEC standard: J–STD–020A	4
Note 5:	The overall tolerance depends upon the accuracy of the external resistor	5

## ABBREVIATIONS




EN	Enable
FB	Feed Back
POR	Power On Reset: Internal pulse to reset the chip when the power supply is applied

# MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS





## TSOP-5 3.00x1.50x0.95, 0.95P CASE 483 ISSUE P

DATE 01 APR 2024



### GENERIC MARKING DIAGRAM\*



XXX = Specific Device Code  
A = Assembly Location  
Y = Year  
W = Work Week  
▪ = Pb-Free Package

XXX = Specific Device Code  
M = Date Code  
▪ = Pb-Free Package



(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

### NOTES:

1. DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5-2018.
2. ALL DIMENSION ARE IN MILLIMETERS (ANGLES IN DEGREES).
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
4. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OF GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSION D.
5. OPTIONAL CONSTRUCTION: AN ADDITIONAL TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2 FROM BODY.

DIM	MILLIMETERS		
	MIN.	NOM.	MAX.
A	0.900	1.000	1.100
A1	0.010	0.055	0.100
A2	0.950 REF.		
b	0.250	0.375	0.500
c	0.100	0.180	0.260
D	2.850	3.000	3.150
E	2.500	2.750	3.000
E1	1.350	1.500	1.650
e	0.950 BSC		
L	0.200	0.400	0.600
θ	0°	5°	10°



\* FOR ADDITIONAL INFORMATION ON OUR Pb-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERM/D.

DOCUMENT NUMBER:	98ARB18753C	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	TSOP-5 3.00x1.50x0.95, 0.95P	PAGE 1 OF 1

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## ADDITIONAL INFORMATION

### TECHNICAL PUBLICATIONS:

Technical Library: [www.onsemi.com/design/resources/technical-documentation](http://www.onsemi.com/design/resources/technical-documentation)  
onsemi Website: [www.onsemi.com](http://www.onsemi.com)

### ONLINE SUPPORT: [www.onsemi.com/support](http://www.onsemi.com/support)

For additional information, please contact your local Sales Representative at  
[www.onsemi.com/support/sales](http://www.onsemi.com/support/sales)