## onsemi

### 2 and 4-Channel Low Capacitance ESD Protection Arrays

### CM1224

### **Product Description**

The CM1224 family of diode arrays has been designed to provide ESD protection for electronic components or subsystems requiring minimal capacitive loading. These devices are ideal for protecting systems with high data and clock rates or for circuits requiring low capacitive loading. Each ESD channel consists of a pair of diodes in series which steer the positive or negative ESD current pulse to either the positive (V<sub>P</sub>) or negative (V<sub>N</sub>) supply rail. A Zener diode is embedded between V<sub>P</sub> and V<sub>N</sub>, offering two advantages. First, it protects the V<sub>CC</sub> rail against ESD strikes, and second, it eliminates the need for a bypass capacitor that would otherwise be needed for absorbing positive ESD strikes to ground. The CM1224 will protect against ESD pulses up to  $\pm 8$  kV per the IEC 61000–4–2 standard.

These devices are particularly well-suited for protecting systems using high-speed ports such as USB 2.0, IEEE1394 (Firewire<sup>®</sup>, iLink<sup>™</sup>), Serial ATA, DVI, HDMI and corresponding ports in removable storage, digital camcorders, DVD-RW drives and other applications where extremely low loading capacitance with ESD protection are required.

The CM1224 family of devices has lead-free finishing in a small package footprint.

### Features

- Two or Four Channels of ESD Protection
- Provides ESD Protection to IEC61000-4-2 Level 4 ±8 kV Contact Discharge
- Low Channel Input Capacitance of 0.7 pF Typical
- Minimal Capacitance Change with Temperature and Voltage
- Channel Input Capacitance Matching of 0.02 pF Typical is Ideal for Differential Dignals
- Zener Diode Protects Supply Rail and Eliminates the Need for External By-pass Capacitors
- Low Clamping Voltage (V<sub>CLAMP</sub>) at 10 V
- Low Dynamic Resistance ( $R_{DYN}$ ) at 1.08  $\Omega$
- Each I/O Pin Can Withstand Over 1000 ESD Strikes
- Available in SOT and MSOP Lead-free Packages
- These Devices are Pb–Free and are RoHS Compliant

### Applications

- USB2.0 Ports at 480 Mbps in desktop PCs, Notebooks and Peripherals
- IEEE1394 Firewire<sup>®</sup> Ports at 400 Mbps / 800 Mbps
- DVI Ports, HDMI Ports in Notebooks, Set Top Boxes, Digital TVs, LCD Displays
- Serial ATA Ports in Desktop PCs and Hard Disk Drives
- PCI Express Ports






SOT-143 SR SUFFIX CASE 318A

MR SUFFIX CASE 846AE


MSOP 10



SO SUFFIX

CASE 527AJ

### MARKING DIAGRAM



WW = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

### **ORDERING INFORMATION**

Device	Package	Shipping
CM1224-02SR	SOT143-4 (Pb-Free)	3000/Tape & Reel
CM1224-04SO	SOT23-6 (Pb-Free)	3000/Tape & Reel
CM1224-04MR	MSOP-10 (Pb-Free)	4000/Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

• General Purpose High-speed Data Line ESD Protection


### Table 1. PIN DESCRIPTIONS

	2–Channel, 4–Lead SOT143–4 Package					
Pin	Name	Туре	Description			
1	V <sub>N</sub>	GND	Negative voltage supply rail			
2	CH1	I/O	ESD Channel			
3	CH2	I/O	ESD Channel			
4	V <sub>P</sub>	PWR	Positive voltage supply rail			

	4–Channel, 6–Lead SOT23–6 Packages					
Pin	Name	Туре	Description			
1	CH1	I/O	ESD Channel			
2	V <sub>N</sub>	GND	Negative voltage supply rail			
3	CH2	I/O	ESD Channel			
4	CH3	I/O	ESD Channel			
5	VP	PWR	Positive voltage supply rail			
6	CH4	I/O	ESD Channel			

	4-Channel, 10-Lead MSOP-10 Packages					
Pin	Name	Туре	Description			
1	CH1	I/O	ESD Channel			
2	NC		No Connect			
3	VP	PWR	Positive voltage supply rail			
4	CH2	I/O	ESD Channel			
5	NC		No Connect			
6	СНЗ	I/O	ESD Channel			
7	NC		No Connect			
8	V <sub>N</sub>	GND	Negative voltage supply rail			
9	CH4	I/O	ESD Channel			
10	NC		No Connect			

### PACKAGE / PINOUT DIAGRAMS



4-Lead SOT143-4

Top View					
СН1 🎞	1		6	Ш	CH4
V <sub>N</sub> III	2	L244	5	Ш	VP
СН2 🎞	3		4	Ш	СНЗ

6-Lead SOT23-6

Top View

	1 2 3 4 5	L243	10 9 8 7 6	NC CH4 NC NC CH3
--	-----------------------	------	------------------------	------------------------------

10-Lead MSOP-10

### SPECIFICATIONS

#### Table 2. ABSOLUTE MAXIMUM RATINGS

Parameter	Rating	Units
Operating Supply Voltage (V <sub>P</sub> - V <sub>N</sub> )	6.0	V
Operating Temperature Range	-40 to +85	°C
Storage Temperature Range	65 to +150	°C
DC Voltage at any Channel Input	(V <sub>N</sub> – 0.5) to (V <sub>P</sub> + 0.5)	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

### **Table 3. STANDARD OPERATING CONDITIONS**

Parameter	Rating	Units
Operating Temperature Range	-40 to +85	°C
Package Power Rating SOT23-3, SOT143-4, SOT23-5 and SOT23-6 Packages MSOP-10 Package	225 400	mW


### Table 4. ELECTRICAL OPERATING CHARACTERISTICS (Note1)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>P</sub>	Operating Supply Voltage (V <sub>P</sub> -V <sub>N</sub> )			3.3	5.5	V
I <sub>P</sub>	Operating Supply Current	(V <sub>P</sub> -V <sub>N</sub> ) = 3.3 V			8.0	μA
V <sub>F</sub>	Diode Forward Voltage Top Diode Bottom Diode	I <sub>F</sub> = 8 mA; T <sub>A</sub> = 25°C	0.6 0.6	0.8 0.8	0.95 0.95	V
I <sub>LEAK</sub>	Channel Leakage Current	$T_A = 25^{\circ}C; V_P = 5 V, V_N = 0 V$		±0.1	±1.0	μA
C <sub>IN</sub>	Channel Input Capacitance	At 1 MHz, $V_P$ = 3.3 V, $V_N$ = 0 V, $V_{IN}$ = 1.65 V	0.6	0.7	0.8	pF
$\Delta C_{\text{IN}}$	Channel Input Capacitance Matching	At 1 MHz, $V_P$ = 3.3 V, $V_N$ = 0 V, $V_{IN}$ = 1.65 V		0.02		pF
V <sub>ESD</sub>	ESD Protection – Peak Discharge Voltage at any channel input, in system Contact discharge per IEC 61000–4–2 standard	$T_A = 25^{\circ}C$ (Notes 2 and 3)	±8			kV
V <sub>CL</sub>	Channel Clamp Voltage Positive Transients Negative Transients	$T_A = 25^{\circ}C, I_{PP} = 1A, t_P = 8/20 \ \mu\text{S}; (Note 3)$		+10 -1.8		V
R <sub>DYN</sub>	Dynamic Resistance Positive Transients Negative Transients	$\label{eq:lpp} \begin{array}{l} I_{PP} = 1A, t_P = 8/20 \ \mu S \\ Any \ I/O \ pin \ to \ Ground; \\ (Note \ 3) \end{array}$		1.08 0.66		Ω

1. All parameters specified at  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$  unless otherwise noted. 2. Standard IEC 61000-4-2 with  $C_{\text{Discharge}} = 150 \text{ pF}$ ,  $R_{\text{Discharge}} = 330 \Omega$ ,  $V_P = 3.3 \text{ V}$ ,  $V_N$  grounded. 3. These measurements performed with no external capacitor on  $V_P$  ( $V_P$  floating).


### **PERFORMANCE INFORMATION**

### Input Channel Capacitance Performance Curves



### Typical Variation of CIN vs. VIN


(f=1MHz, V\_P = 3.3V, V\_N = 0V, 0.1  $\mu F$  chip capacitor between V\_P and V\_N, 25°C)



### Typical Variation of CIN vs. Temp

(f=1MHz,  $V_{IN}$ =30mV,  $V_P$  = 3.3V,  $V_N$  = 0V, 0.1  $\mu$ F chip capacitor between  $V_P$  and  $V_N$ )

### **PERFORMANCE INFORMATION (CONT'D)**



Typical Filter Performance (nominal conditions unless specified otherwise, 50 Ohm Environment)






Figure 2. Insertion Loss (S21) vs. Frequency (2.5 V DC Bias, V<sub>P</sub> = 3.3 V)

### **APPLICATION INFORMATION**

### **Design Considerations**

To realize the maximum protection against ESD pulses, care must be taken in the PCB layout to minimize parasitic series inductances on the Supply/ Ground rails as well as the signal trace segment between the signal input (typically a connector) and the ESD protection device. Figure 3 illustrates an example of a positive ESD pulse striking an input channel. The parasitic series inductance back to the power supply is represented by  $L_1$  and  $L_2$ . The voltage  $V_{CL}$  on the line being protected is:

### $V_{CL} = Fwd \text{ voltage drop of } D_1 + V_{SUPPLY} + L_1 \text{ x } d(I_{ESD}) \ / \ dt + L_2 \text{ x } d(I_{ESD}) \ / \ dt$

where I<sub>ESD</sub> is the ESD current pulse, and V<sub>SUPPLY</sub> is the positive supply voltage.

An ESD current pulse can rise from zero to its peak value in a very short time. As an example, a level 4 contact discharge per the IEC61000–4–2 standard results in a current pulse that rises from 0 to 30 Amps in 1ns. Here  $d(I_{ESD})/dt$  can be approximated by  $\Delta I_{ESD}/\Delta t$ , or  $30/(1x10^{-9})$ . So just 10 nH of series inductance (L<sub>1</sub> and L<sub>2</sub> combined) will lead to a 300 V increment in V<sub>CL</sub>!

Similarly for negative ESD pulses, parasitic series inductance from the  $V_N$  pin to the ground rail will lead to drastically increased negative voltage on the line being protected.

The CM1224 has an integrated Zener diode between  $V_P$  and  $V_N$ . This greatly reduces the effect of supply rail inductance  $L_2$  on  $V_{CL}$  by clamping  $V_P$  at the breakdown voltage of the Zener diode. However, for the lowest possible  $V_{CL}$ , especially when  $V_P$  is biased at a voltage significantly below the Zener breakdown voltage, it is recommended that a 0.22  $\mu$ F ceramic chip capacitor be connected between  $V_P$  and the ground plane.

As a general rule, the ESD Protection Array should be located as close as possible to the point of entry of expected electrostatic discharges. The power supply bypass capacitor mentioned earlier should be as close to the  $V_P$  pin of the Protection Array as possible, with minimum PCB trace lengths to the power supply, ground planes and between the signal input and the ESD device to minimize stray series inductance.

### Additional Information

See also ON Semiconductor Application Note "Design Considerations for ESD Protection".




Figure 3. Application of Positive ESD Pulse between Input Channel and Ground

### **MECHANICAL DETAILS**


The CM1224 is available in SOT143–4, SOT23–6 and MSOP–10 packages with lead–free finishing. The various package drawings are presented below.

### SOT143-4, SOT23-6 and MSOP-10 Mechanical Specifications

The CM1224–02SR devices are supplied in 4-pin SOT143 packages, the CM1224–04SO devices are packaged in 6-pin SOT23 and the CM1224–04MR in 10-lead MSOP packages. Dimensions are presented below.


#### Table 5. TAPE AND REEL SPECIFICATIONS

Part Number	Chip Size (mm)	Pocket Size (mm) B <sub>0</sub> X A <sub>0</sub> X K <sub>0</sub>	Tape Width W	Reel Diameter	Qty per Reel	Po	P <sub>1</sub>
CM1224-02SR	2.92 X 2.37 X 1.01	2.60 X 3.15 X1.20	8 mm	178 mm (7″)	3000	4 mm	4 mm
CM1224-04SO	2.90 X 2.80 X 1.45	3.20 X 3.20 X1.40	8 mm	178 mm (7″)	3000	4 mm	4 mm
CM1224-04MR	3.00 X 3.00 X 0.85	3.30 X 5.30 X1.30	12 mm	330 mm (13″)	4000	4 mm	8 mm



iLink is a trademark of S.J.Electro Systems, Inc. FireWire is a registered trademark of Apple Computer, Inc.






DOCUMENT NUMBER:	98ASB42227B Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOT-143		PAGE 1 OF 1		

ON Semiconductor and unarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights or the rights of others.





DOCUMENT NUMBER:	98AON34321E	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOT-23, 6 LEAD		PAGE 1 OF 1		
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product o cidental damages. ON Semiconductor does not convey any license under	or guarantee regarding r circuit, and specifically		


© Semiconductor Components Industries, LLC, 2019

rights of others.

SCALE 1:1

# nsem

DATE 20 JUN 2017



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NOTES:


MSOP10, 3x3 CASE 846AE

**ISSUE A** 

- 1. 2.
- 3
- DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994. CONTROLLING DIMENSIONS: MILLIMETERS. DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.10 MM IN
- ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.10 MM IN EXCESS OF MAXIMUM MATERIAL CONDITION. DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 MM PER SIDE. DIMENSION E DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 MM PER SIDE. 4
- DIMENSIONS D AND E ARE DETERMINED AT DATUM F. DATUMS A AND B TO BE DETERMINED AT DATUM F. 5.
- A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE 6 BODY.

	MILLIMETERS		
DIM	MIN	NOM	MAX
Α			1.10
A1	0.00	0.05	0.15
A2	0.75	0.85	0.95
b	0.17		0.27
С	0.13		0.23
D	2.90	3.00	3.10
Е	4.75	4.90	5.05
E1	2.90	3.00	3.10
е	0.50 BSC		
L	0.40	0.70	0.80
L1	0.95 REF		
L2	0.25 BSC		
θ	0°		8°

### GENERIC **MARKING DIAGRAM\***



А

Y

W

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ", may or may not be present and may be in either location. Some products may not follow the Generic Marking.

Electronic versions are uncontrolled except when accessed directly from the Document Repository. DOCUMENT NUMBER: 98AON34098E Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION: MSOP10, 3X3** PAGE 1 OF 1 onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>